U.S. Departme	mmerce, Patent and	Atty Docket N	lo.	Serial No.							
					M-15170 US 10/624,965						
INFORM	DISCLOSURE ST	Applicant(s)									
OTPE	(Use several sheets	Kevin E. Sallese									
7		Filing Date Group									
DEC 2 9 2003 5.					07/21/2003		2183				
U.S. Patent Documents											
*ExamiffeDEM						Filing I					
Initial	AA	Number	Date	Name	Class	Subclass	If Appro	priate			
	AB										
	AC										
	AD	<u> </u>									
	AE										
	AF							-			
	AG										
	AH					-					
	AI	 						· · · · · · · · · · · · · · · · · · ·			
·	AJ			1-12							
	AK										
	<u></u>	<u></u>	Foreign	Patent Documents		-	<u> </u>				
				- Lion Documents			Tran	slation			
		Document	Date	Country	Class	Subclass	Yes	No			
	AL				- C.1.35		103	110			
	AM					· · · · · · · · · · · · · · · · · · ·	-				
	AN						 	+-+			
	AO	· · · · · · · · · · · · · · · · · · ·	-	-			 	-			
	AP						 				
	Ļ	OTHER A	ART (Including Au	thor, Title, Date, Per	rtinent Pages. Et	c.)	<u></u>				
DC	AQ	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Streamline Design Efforts With The New SPI4-2 Interface, by John Deatherage, Intel Developer UPDATE Magazine, September 2002									
DC DC	AR	3.3V Programmable Skew PLL Clock Driver Turboclock, IDT5V991A, Commercial and Industrial Temperature Ranges, September 2001, pp. 1-10									
DC	AS	One-PLL General Purpose Flash-Programmable Clock Generator, CY22050, Cypress Semiconductor Corporation, San Jose, CA, Revised December 14, 2002, PP. 1-8									
Examiner Date Considered 2/28/04											
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.											

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.		Serial No.			
· · · · · · · · · · · · · · · · · · ·					M-15170 US		10/624,965			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(s)					
(Use several sheets if necessary)					Kevin E. Sallese					
(8)					Filing Date Group					
DEC 5 3 M	<u> </u>			07/21/2003	2183					
P.	(t)		U.S. P	Patent Documents	<u> </u>					
*Examiliern AU Initial		Document				Filing Date If Appropriate				
Initial	AA	Number	Date	Name	Class	Subclass	If Appro	priate		
	AB							-		
	AC									
	AD						<u> </u>			
	AE						+			
	AF		,			-				
	AG						 			
	AH									
	AI									
	AJ									
	AK			-						
	L		Foreign	Patent Documents	I					
							Tran	slation		
		Document	Date	Country	Class	Subclass	Yes	No		
	AL						 			
	AM							\vdash		
	AN			,		, , , , , , , , , , , , , , , , , , , 	 			
	AO									
	AP									
	·	OTHER A	RT (Including A	uthor, Title, Date, Per	rtinent Pages, Et	c.)				
Ac_	AQ	ICS541, PLL Cloc	k Divider, Revisi	ion 021303, Integrate	d Circuit System	ns, Inc., PP.	1-5, No.	late		
\mathcal{L}							_			
De SC	AR	User Programmable Laser Engine Pixel Clock Generator, ICS1574B, 08/31/2000, PP. 1-12								
DC	AS	EEPROM Programmable 3-PLL Clock Generator IC, FS6370-01, AMI Semiconductor, PP.1-39, No date								
Examiner Sul College Date Considered 2/28/04										
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.										